5okt16:00
Verification beyond the chip
Lecture and presentation of book
“ASIC AND FPGA VERIFICATION A GUIDE TO COMPONENT MODELING”
Content:
– Component modeling in VHDL/VITAL
– Using VITAL to Simulate Your RTL
– Board-level verification
– Guide of best practices for devel...